implement the circuit using two 2:1 multiplexers one half adder one gate of each type required a combinational circuit is given below